




EP-ESE
ELECTRONIC SYSTEMS FOR EXPERIMENTS

WP5 IC Tech
EP R&D

Chips at CERN

Marco Andorno (marco.andorno@cern.ch) on behalf of the SOCRATES team

Where is CERN ?



What is  ?

What is  ?

European Organization for Nuclear Research

What is CERN ?




European Organization for Nuclear Research



International laboratory

25 member states - 9 associate member states - 2 observers

Scientists from all over the world come together to build and use some of the most technologically advanced experimental machines





What is  ?

European Organization for Nuclear Research




Particle physics research


Largest High-Energy Physics (HEP) lab in the world to study the interaction of elementary sub-atomic particles






CERN and High-Energy Physics Experiments



- Accelerate and collide particles (e.g. protons) at almost the speed of light
- Take 40 million “pictures” per second of their interactions to detect and identify new particles




ASICs for HEP



Demanding constraints:

- ⚡ Limited material and power budget
- 🔧 Long lifespan of components
- ☢ Extreme radiation tolerance:



Very specific applications:


- 🌐 Many fast data readout channels
- 📡 Unique signal processing techniques

Radiation problems



Cumulative effects

- Caused by the accumulation of charge in sensitive areas of the transistors over time





Radiation problems



Cumulative effects

- Caused by the accumulation of charge in sensitive areas of the transistors over time
- Transistors don't turn on/off anymore





Radiation problems




Cumulative effects

- Caused by the accumulation of charge in sensitive areas of the transistors over time
- Transistors don't turn on/off anymore



Temporary effects

- Caused by a single ionizing particle depositing charge on a circuit node
- Can cause a Single Event Effect (SEE)





Radiation problems




Cumulative effects

- Caused by the accumulation of charge in sensitive areas of the transistors over time
- Transistors don't turn on/off anymore



Temporary effects

- Caused by a single ionizing particle depositing charge on a circuit node
- Can cause a Single Event Effect (SEE)





Your PC ran into a problem and needs to restart. We're just collecting some error info, and then we'll restart for you.

20% complete



For more information about this issue and possible fixes, visit <https://www.windows.com/stopcode>


If you call a support person, give them this info:

Stop code: CRITICAL_PROCESS_DIED

Radiation problems (SEE)



- They can happen on combinational logic or analog circuits as temporary spikes of current (**SET, Single-Event Transients**)




- They can happen on sequential elements (like flip-flops) and cause a bit flip, changing the stored value (**SEU, Single-Event Upsets**)

Radiation problems (SEE)




- They can happen on combinational logic or analog circuits as temporary spikes of current (**SET, Single-Event Transients**)



- They can happen on sequential elements (like flip-flops) and cause a bit flip, changing the stored value (**SEU, Single-Event Upsets**)


Design techniques exist to mitigate or prevent these effects, the most common is **Triple Modular Redundancy (TMR)**




The microelectronics section at CERN

Part of the **Electronics for Experiments (ESE)** group


Pixel readout chips



MPA




RD53



SSA

Data transceivers




LpGBT

Power converters




DC-DC converters

... to medical and educational applications




Medipix



Timepix

The HEP community and CERN's role

- These ASICs aren't developed exclusively at CERN, but in a community of 50+ universities and research institutes involved in High-Energy Physics.
- CERN acts as a reference point for them, providing:
 - Technology access and support
 - Design and engineering consulting




Guiding the community



Radiation evaluation

- Characterize the radiation response of new technologies
- Establish the next node for the community to design on

ASIC Support Service



- Provide PDKs and reference design flows for fault-tolerant designs
- Maintain IP blocks
- Run training courses



The problem

The problem

Future LHC and detector upgrades
require **more complex ASICs**



They require advanced
technology nodes, that come
with **high development costs**

The problem

Future LHC and detector upgrades require **more complex ASICs**



They require advanced technology nodes, that come with **high development costs**

The solution we propose

Turn our custom ASICs into programmable fault-tolerant SoCs to get:



Quick prototyping



Faster design and verification turnaround time



Smaller number of more capable ASICs



Cost effective development

... but a single architecture can't fit all our applications, so...



SoC RAdiation **T**olerant **E**co-**S**ystem

SOCRATES

Comprehensive **toolkit** to generate highly-customizable systems that can be integrated in custom radiation-tolerant ASICs. Its main goals:



Unified build system for HW and SW



Library of radiation-tolerant verified IP blocks



Fault-tolerance support



It's going to be open-sourced for HEP and the wider open-source HW community

Easily compose IP blocks into SoCs

```
addrmap rv_plic #(
  apb_intf INTF = apb_intf'{
    ADDR_WIDTH:32,
    DATA_WIDTH:32,
    prefix:"s_apb_",
    modport:Modport::slave,
    cap:false
  }
){
  ifports = '{ INTF };
  signal {
    desc = "PLIC interrupt sources";
    signalwidth = 16;
    input = true;
  } intr_src_i;
  signal {
    desc = "PLIC interrupt-pending request";
    signalwidth = 1;
    output = true;
  } irq_o;
}
```

UART

uart.sv
uart.rdl
CMakeLists.txt

⋮ any other IP block

PLIC

plic.sv
plic.rdl
CMakeLists.txt

```
add_ip(pulp::ip::rv_plic::0.1.3)

ip_sources(${IP} SYSTEMVERILOG ${PROJECT_SOURCE_DIR}/hw/rtl/rv_plic_core.sv)
ip_sources(${IP} SYSTEMRDL ${PROJECT_SOURCE_DIR}/rdl/rv_plic.rdl)

ip_link(${IP}
  cern::socgen::apb
  lowrisc::ip::prim_cells
)
```



Top SoC

periph_subsystem.rdl
soc.rdl
CMakeLists.txt



```
addrmap apb_rt_subsystem #(
  apb_rt_intf INTF = apb_rt_intf'{
    SECEDED_DATA:0,
    SECEDED_ADDR:0,
    INTERLEAVE_DATA:0,
    INTERLEAVE_ADDR:0,
    prefix:"s_",
    modport:Modport::slave,
    cap:false
  }
){
  name = "APB-RT subsystem";
  subsystem;

  gpio    gpio    @ 0x020000;
  rv_timer rv_timer @ 0x030000;
  uart    uart    @ 0x040000;
  rv_plic rv_plic @ 0x050000;
  soc_ctrl soc_ctrl @ 0x080000;
}
```

```
add_ip(cern::soc::triglav_soc::0.1.0)

ip_sources(${IP} SYSTEMRDL
  ${PROJECT_SOURCE_DIR}/rdl/apb_rt_subsystem.rdl
  ${PROJECT_SOURCE_DIR}/rdl/triglav_soc.rdl
)

ip_link(${IP}
  lowrisc::ibex::cpu_wrap
  cern::ip::boot_rom
 openhwgroup::ip::debug_subsystem
  cern::ip::soc_ctrl
  cern::ip::mspu_mem
  cern::ip::uart
  cern::ip::gpio
  cern::ip::rv_timer
  cern::ip::rv_plic
)
```

```
addrmap triglav_soc {
  name = "TriglaV SoC";
  subsystem;

  clk clk_i;
  rstn rst_ni;

  mspu_mem #(.SECTIONS("text")) mem0 @ 0x00000000;
  mspu_mem #(.SECTIONS("data")) mem1 @ 0x10000000;

  boot_rom #(.SECTIONS("boot")) boot_mem @ 0x20000000;
  debug_subsystem debug_subsystem @ 0x30000000;
  apb_rt_subsystem apb_rt_subsystem @ 0x40000000;
  ibex_wrap ibex_wrap @ 0xFFFFFFF0;
}
```

cmake ../



```

module triglav_soc (
    input wire [0:0] clk_iA,
    input wire [0:0] clk_iB,
    input wire [0:0] clk_iC,
    input wire [0:0] rst_niA,
    input wire [0:0] rst_niB,
    input wire [0:0] rst_niC,
    output wire [0:0] uart_tx_oA,
    output wire [0:0] uart_tx_oB,
    output wire [0:0] uart_tx_oC,

```

Top SoC Verilog

```

module rv_plic (
    input wire [15 : 0] intr_src_iA,
    input wire [15 : 0] intr_src_iB,
    input wire [15 : 0] intr_src_iC,
    output wire [0 : 0] irq_oA,
    output wire [0 : 0] irq_oB,
    output wire [0 : 0] irq_oC,
    output wire [3 : 0] irq_id_oA,
    output wire [3 : 0] irq_id_oB,
    output wire [3 : 0] irq_id_oC,
    output wire [0 : 0] msip_oA,
    output wire [0 : 0] msip_oB,
    output wire [0 : 0] msip_oC,
    input wire [0 : 0] clk_iA,
    input wire [0 : 0] clk_iB,
    input wire [0 : 0] clk_iC,
    input wire [0 : 0] rst_niA,
    input wire [0 : 0] rst_niB,
    input wire [0 : 0] rst_niC,

```

TMR peripherals

```

SECTIONS
{
    /* we want a fixed boot point */
    PROVIDE(__boot_address = ORIGIN( boot_mem ));

    .bootloader : {
        *bootloader.S.o(*) ;
        *bootloader.cpp.o(*) ;
        . = ALIGN(4);
    } > boot_mem

    /* we want a fixed entry point */
    PROVIDE(__entry_address = ORIGIN( mem0 ) + 0x180);

    /* stack and heap related settings */
    __stack_size = DEFINED(__stack_size) ? __stack_size : 0x800;
    PROVIDE(__stack_size = __stack_size);
    __heap_size = DEFINED(__heap_size) ? __heap_size : 0x800;

```

Linker script

```

#ifndef __RV_PLIC_HAL_H_
#define __RV_PLIC_HAL_H_

#include <stdint.h>
#include "include/halcpp_base.h"

#if defined(__clang__)
#pragma clang diagnostic ignored "-Wundefined-var-template"
#endif


namespace rv_plic_nm
{
    /*
     * Interrupt Source 0 Priority
     */
    template <uint32_t BASE, uint32_t WIDTH, typename PARENT_TYPE>
    class PRI00 : public halcpp::RegRW<BASE, WIDTH, PARENT_TYPE>
    {
    public:
        using TYPE = PRI00<BASE, WIDTH, PARENT_TYPE>;

        static halcpp::FieldRW<0, 1, TYPE> val0;

        using halcpp::RegRW<BASE, WIDTH, PARENT_TYPE>::operator=;
    };


```

Peripheral HAL




A nice block diagram

TriglaV: a silicon demonstrator for SOCRATES



- Commercial 28 nm bulk CMOS technology, 2 mm², 250 MHz
- Full TMR Ibex core
- ECC protected memory and peripheral bus
- Redundant booting mechanisms
- Error counters, dedicated debug outputs



Interested to join?

We regularly have offers for:

Master's thesis

Graduate
positions

Internship

PhD

Staff
positions

Graduate position currently open in our SoC team:



SoC design engineer (EP-ESE-ME-2025-113-GRAE)

Geneva, Switzerland

Full-time

<https://jobs.smartrecruiters.com/CERN/744000079406410-soc-design-engineer-ep-ese-me-2025-113-grae>

Thank you!



home.cern